The MIM-Ru/Ta 2 O 5 /Ru capacitor with a TiN barrier ( Fig.  1) is the most promising in giga-bit DRAMs with design rules of 0.10 µm and below, because CVD processes of Ru, Ta 2 O 5 , and TiN have been matured for mass productions. However, the TiN barrier is easily oxidized during an annealing process for reducing the leakage current of the Ta 2 O 5 film (Fig. 2) [1] . This oxidation increases the contact resistance (Rc) of the Ru storage node (SN) and the TiN barrier, and causes a serious problem in DRAM highspeed operations.
Introduction
The MIM-Ru/Ta 2 O 5 /Ru capacitor with a TiN barrier ( Fig.  1) is the most promising in giga-bit DRAMs with design rules of 0.10 µm and below, because CVD processes of Ru, Ta 2 O 5 , and TiN have been matured for mass productions. However, the TiN barrier is easily oxidized during an annealing process for reducing the leakage current of the Ta 2 O 5 film (Fig. 2) [1] . This oxidation increases the contact resistance (Rc) of the Ru storage node (SN) and the TiN barrier, and causes a serious problem in DRAM highspeed operations.
In this study, we have investigated the dependence of the Rc on the characteristics of the TiN barriers. Based on the results, we have proposed novel Ru/TiN contacts with a stacked-barrier (SB) structure fabricated by using the pointcusp magnetron (PCM) sputtering technique.
Contact Resistance & Characteristics of TiN Barrier
For analytical study, we used test structures with TiN barriers deposited by various methods (Fig. 2) . The spTiN barrier was deposited by a prevalent reactive sputtering method using a Ti target in N 2 /Ar ambient. Two types of CVD-TiN barriers were deposited by using Ti[N(CH 3 ) 2 ] 3 (TDMAT) as a source gas: one with a plasma nitridation during the deposition, and the other without a nitridation. The Rc was measured by applying -1 to +1 V between the Ru SN and the TiN barrier (Fig. 2) . A high Rc with non-ohmic characteristics was obtained for the CVD-TiN barrier after the oxidation annealing, although a low Rc with ohmic characteristics was obtained for the spTiN barrier (Fig. 3a) . The TEM-EDX spectra revealed that the titanium oxide (TiO x ) was formed at the Ru/Ti interface, and that the TiO x thickness increased along with the Rc (Fig. 3b) . Furthermore, the X-ray photoelectron spectra revealed that the Ti/N ratio in the TiN barriers also varied with the TiN deposition methods (Fig. 3c) . Thus, the Rc as well as the TiO x thickness is strongly related with the Ti/N ratio (Fig. 4) . The TiO x is supposed to be easily formed from the excess amount of Ti in the TiN barriers, and to increase the Rc. Accordingly, the Ti/N ratio should be controlled to keep the Rc low. The CVD-TiN always involves the excess Ti, because the CVD process is consisted of two process steps: a deposition of a Ti rich layer, and a plasma treatment for nitridation. On the other hand, the sp-TiN cannot fill the contact holes with a high aspect shown in Fig. 1 . Thus, we propose a novel SB structure with a sp-TiN barrier fabricated by using the PCM sputtering method (Fig. 5) . By this method, the Ti/N ratio can be easily controlled by the sputtering ambient of N 2 /Ar gas mixture.
Device Integration & Electrical Properties Device Integration
The MIM-Ru/Ta 2 O 5 /Ru capacitors with the SB structure were integrated according to the process flow in Fig. 6 . The contact holes with diameters of 0.10 µm were opened by an RIE process, and they were filled with a CVD-TiN film. The excess TiN film was removed by CMP, and TiN plugs were obtained. An interlayer dielectric (ILD) film was deposited, and the SN holes with diameters of 0.17 µm were opened (Fig. 6a) . The sp-TiN film was deposited by using the PCM sputtering technique (Fig. 6b) . The TiN film was conformally deposited at the bottoms of SN holes without any deposition on the sidewall (Fig. 7) . Next, the CVD-Ru film was deposited, and they were etched back to fabricate the concave-type Ru SNs (Fig. 6c) . The Ru and TiN were successfully removed by using the multi-step etching process (Fig. 8) . Then, the CVD-Ta 2 O 5 film was deposited, and was annealed in O 3 ambient. Finally, the CVD-Ru top electrode was fabricated (Fig. 5) .
Electrical Properties
The capacitor with the stacked PCM-sp-TiN barrier was obtained (Fig. 9) . The Rc was 10 kΩ･bit with ohmic characteristics (Fig. 10a) , and with a small dispersion (Fig.11) . On the other hand, for the conventional structure, the Rc has non-ohmic characteristics (Fig. 10b ) with a larger dispersion (Fig.11) . In addition, the Rc for the conventional structure varied with the structure of the TiN barrier. The Rc of the Ru SN and the plug-structured TiN (see Fig. 1 ) was 100 times larger than the Rc of the Ru SN and the "flat" TiN (see Figs. 2 and 3a) . We suppose that an insufficient nitridation in the contact holes causes an excess Ti and an increase in the Rc for the plug-structured barrier.
A low resistive contact of 30 kΩ･bit was obtained even after an annealing at 460 o C for the SB structure (Fig. 12) , so that the Ta 2 O 5 film can be enough oxidized to reduce the leakage current. The leakage current obtained was below 1E-16A/bit (-1 to +1 V) (Fig. 13 ). This value is sufficient for the giga-bit scale DRAM applications.
Conclusions
We have developed the novel stacked barrier structure by using the PCM sputtering technique. With this structure, we have obtained the contact resistance of 10kΩ･bit and the leakage current of 1E-16A/bit (-1 to 1 V). 
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